5865-01-076-9050">
|
|
TM 11-5865-215-13
During time interval T3 of the instruction cycle, the OC0 thru OC3
lines are translated into a l-of-16 program memory chip select signal
(CS0 thru CS15).
If the microprocessor instruction is an SRC (set register control)
instruction, the OC0 thru OC3 outputs are decoded and define an output
or input strobe.
5-40
|
Privacy Statement - Press Release - Copyright Information. - Contact Us |